Abstract
Introduction
As a result of continuous scaling in CMOS technologies the effects of process variations (PV) on power and performance characteristics of integrated circuits (IC) are increasing. Device (e.g. metal-oxidesemiconductor (MOS) transistor) parameter variations, generally characterized as die-to-die (D2D) and within-die (WD) [1] decrease the parametric yield of ICs. The sources of variability are transistors, interconnects, operating environment (supply and temperature), etc. The first two types of variability called manufacturing induced variations are caused by imperfections of process steps. Deviations during photolithography and etching lead to variations of widths and lengths [2] . The variation in film thicknesses (e.g., oxide thickness, gate stacks) is caused by the deposition and growth process as well as chemical-mechanical polishing (CMP) step. Since large number of parameters of MOS transistors depends on bulk (source/drain) doping concentration, variations in the dosage of these implants, and the temperature of annealing steps negatively affect the mentioned parameters, especially threshold voltage [2] .
Overview of the existing PV detection techniques
To model PV variation of parameters of MOS transistors, the following are usually used: threshold voltage, bulk doping concentration, oxide thickness, channel length and width, mobility etc. During digital blocks' design, variation of gate and subthreshold leakage may also be added.
Two main approaches exist for PV insensitive IC design. The first approach is when blocks are designed such that their functionality remains the same and the parameters stay within the specified range in the presence of PV. This approach is the main and widely used owing to its simplicity. The second approach uses special PV detection circuits. The result of detection is usually current, voltage, frequency, bits, which are used for PV affect's compensation. This is performed by specially designed tuning pins. This approach is seldom used because of the lack of PV detection methods; however it provides much more accuracy (making the blocks more robust and stable against PV).
Despite the variety of PV detection circuits, they are based on only several methods. The most widespread detection method is the comparison of measured variable with reference one which is conceptually shown in Fig. 1 . X r is the reference (fully insensitive to PV) variable (usually voltage or current), X mmeasured variable suffering from PV. The result of comparison is an output variable X out . The behavior of the system is thus described as follows
where K is the gain of the comparator (Fig.1.b) . Equation (1) shows the accuracy of the output variable depends on the accuracy of reference one, the gain and also the variation of transfer characteristics ( Fig.1.b) Figure 1 . PV detection by comparing to reference variable modern circuits based on the mentioned principle, mainly depends on the accuracy of reference variable, since variation induced characteristics' "shift" are compensated by the use of various feedbacks. Now the most insensitive voltage (current) sources utilize bipolar transistors and resistors [3] . Although their parameters' variation increases as well (parallel to technology nodes), such sources achieve 1-5% variation of reference voltage. However they occupy large area and consume large current. In some applications severe tradeoff between area and current forces designers to use MOS based sources with much less area [4] . In addition to area, a smaller current consumption is achieved utilizing subthreshold operation of transistors.
A simple example of direct comparison method usage is the circuit given in [5] . As PV monitoring variable subthreshold current of MOS is used. It is compared with reference current by comparators, each of which has different thresholds. As an information on PV a digital code is formed. Increasing the number of comparator increases the accuracy of PV detection.
An example of indirect comparison of measured variable with reference one is the circuit presented in [6] . Here the variation of n and p type MOS transistors is detected by measuring the rise and fall times of ring oscillator on 20% and 80% levels. The output signal of circuit is a voltage which value is proportional to rise or fall times. "Indirect comparison" comes from the fact that measurement levels are fixed by reference voltage.
Proposed PV detection method
The proposed PV detection method is based on abrupt change of equilibrium state of self biased cell requiring no reference variable. Current or voltage may be used as information about PV (threshold voltage, mobility etc.). Fig.2 represents the principle of the proposed method. The system consists of two blocks; the input of each is an output of the other one. Fig.2.c,  d shows examples of transfer characteristics of the blocks. The main requirement for characteristics' shape is the existence of nonzero operating points (OP) only for some values of PV (parameters). This means e.g. threshold voltage change should cause the system fall into zero state being initially in nonzero. It is obvious that for this purpose abrupt and "cut-off" regions must exist on the characteristics (transfer functions).
Transfer function of block A is a linear function not depending on PV. This can be easily implemented by well known current mirrors [7] . Block B has nonlinear transfer function depending on PV. PV related variable is denoted by p, which values are the sets of transistor parameters. E. g. the value p 1 corresponds to particular values of channel length, oxide thickness etc. Fig.2.c, d show, the system is designed such, that at p 2 it is in stable OP (non-zero). As a result of PV (p 1 ) the system falls into zero OP. Owing to such behavior, currents (voltages) in the system sharply change from I op to 0 which is assumed as detection. In contrast to Fig.2 .c, curves in Fig.2 .d not only are shifted to right, but also go up thereby complicating the detection. In the extreme case when the shifts in horizontal and vertical directions are equal, detection will not be performed. To characterize the shift of the curves two concepts are introduced -cutoff current (I cut ), which equals to the input current, when the output one is 0, and the output current (I cc ) at constant input current (I cin , Fig.2.b) . I cin is an arbitrary input current, larger OP current (I op ). Considering the mentioned assumptions, PV detection condition (at given shapes of curves) will be
(2) is a necessary condition of detection if both derivatives have the same sign. In a case of opposite signs detection will take place at any value of variable p. As an indicator of detection the current of the system can be used. I op is assumed as high logic level, 0 as low. The logic levels allow further processing of PV information by other digital blocks. Proposed method is implemented in a circuit which conceptual structure is shown in Fig.3 . Transistors form a current mirror with nonlinear transfer function. 
where V th is the threshold voltage of transistors, β i is the transconductance of the i-th transistor, V T is the thermal voltage [7] , m is subthreshold slope [4] , β 1 =β 2 . By regulating I 0 value, detection threshold is changed.
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Figure 3. Simplified structure of detection circuit
To study the realization of (2) condition for the proposed circuit, complete structure must be examined (Fig.4) . Supply-independent, self-biased circuit [4, 7] (Block A) allows obtain a current (voltage) depending only on PV. It consists of nonlinear and simple mirrors. Block B forms a voltage less than a threshold voltage to keep transistor M 10 in subthreshold region, which acts as current source. Keeping M 10 in subthreshold mode helps to realize condition (2) 
where t ox is the oxide thickness,  is the mobility. (7) shows that for threshold voltage and oxide thickness variation detection can always be performed. The situation is little different for mobility. Since the first derivative is constant, second one depends on mobility, detection of mobility variation can be performed by proper choice of mentioned derivatives. Since all transistors are in saturation, so have large channel (~1-5um) lengths and widths, theirs' variation is negligible.
Simulation results
The proposed circuit (method) has been simulated with HSPICE (Synopsys) tool using SAED90nm educational library (90nm bulk CMOS). To model PV various sets of threshold voltage, mobility and oxide thickness are used, lying between worst cases (ss,ff) [1, 2, 7] . For the system stability check, transfer function of mirrors are obtained (Fig.4) for tt, ss and ff. Existence of two stable OPs in ff case, and one OP in tt and ss case proves the functionality of the circuit. The startup circuit [7] for blocks A and C is not shown.
To verify the realization of (2) condition for the above mentioned parameters, their values have changed within certain (given by technology) limits and I cut and I cc have been probed (Fig.5) . The results show coincidence with (7) equations and again confirm that the detection of mentioned parameters is possible. The detection signal (I M14 ) is plotted (Fig.7) at different values of mentioned parameters of MOS between ss and ff cases. E.g. values corresponding to ff case are -Vth = 0.37V,  = 510cm 2 /V*s, t ox = 7nm. Thus, using proposed method it is possible to detect the PV by current (voltage as well) in "digital" form. If the current is converted to a voltage, its logic level can 
Conclusion
A new PV detection method is proposed that allows detecting MOS transistor's parameters variation. Theoretical analysis and simulation results for the main parameters of MOS prove the performance of the circuit. The use of only MOS transistors and the lack of reference sources allow escaping the detection inaccuracies related to them. The result of detection -a digital signal (preferably voltage) can be easily used not only for n-MOS, but also for p-MOS and resistor's parameters' variation detection. 
